ABSTRACT In this paper, novel boosting scheme using asymmetric pass voltage (V pass ) is proposed to obtain high channel boosting potential and to reduce program disturbance in 3-D NAND flash memory. The proposed scheme has the same program bias and timing conditions as conventional self-boosting except for V pass voltages applied to both adjacent word-lines of selected word-line (WL sel ). Reduced V pass (V pass1 = V pass − V) is applied to previous word-line (WL n−1 ) of WL sel and increased V pass (V pass2 = V pass + V) is applied to next word-line (WL n+1 ). In this scheme, the V pass1 cuts the channel off and causes local boosting when the channel potentials of inhibit strings are boosted up. Meanwhile, the V pass2 compensates the program speed reduction of selected cell (cell sel ) induced by the decreased voltage of the V pass1 . Through the measurements of program disturbance in fabricated devices, it is revealed that the program disturbance is significantly improved without the reduction of program speed by the proposed scheme. Furthermore, the V pass1 and V pass2 are optimized to maximize the improvement.
I. INTRODUCTION
Program disturbance which eventually causes program failure in erase state is one of the key challenges to realize multi-bit NAND flash devices with reliable operation characteristics. Typically, the program disturbance consists of the disturbances by program voltage (V pgm ) and V pass . The V pgm disturbance occurs at the WL sel of inhibit string, while the V pass disturbance is generated by soft-program at the unselected WLs (WL unsel ) of program string. There is trade-off between V pgm and V pass disturbances because the higher V pass enhances the channel boosting potential of inhibit string, whereas it accelerates the undesirable soft-program at the WL unsel s of program string. Therefore, V pass window margin in NAND flash can be defined as the error-free region for both V pgm and V pass disturbances as a function of V pass . Many approaches have been discussed to improve the program disturbance [1] - [3] . Above all things, It has been considered that local-boosting scheme is one of the most effective methods to improve channel boosting potential and to reduce back-pattern dependency in inhibit string where unselected memory cells (cell unsel ) have various threshold voltages (V th ) [4] - [6] .
However, in the local-boosting scheme, a relatively low voltage (V local ) compared to V pass is required to cut-off the channel of inhibit string and a graded bias condition should be adopted to suppress the Gate Induced Drain Leakage (GIDL)-induced disturbance caused by the large potential difference between V local and V pass [7] - [10] . Moreover, to prevent the disturbance generated by Drain-Induced Barrier Lower (DIBL), EraseArea Self-Boosting (ESAB) scheme has been used since it can reduce the potential difference between source-side 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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In this letter, we propose the novel boosting scheme with the same bias and timing conditions as conventional selfboosting scheme except for V pass voltages applied to both adjacent WLs of WL sel . In the proposed scheme, WL n−1 cell (cell n−1 ) can turn off and thus local boosting occurs by applying V pass1 with small voltage reduction ( V) from V pass to WL n−1 without the introduction of an additional low voltage generator circuit and complex timing condition. Furthermore, the reduced program speed of cell sel by V pass1 can be completely compensated by applying V pass2 with increased V to WL n+1 . From the TCAD simulations and the measurements of fabricated devices, the validity of the proposed boosting scheme is rigorously investigated.
II. EXPERIMENT
In order to clarify the program disturbance mechanisms, the measurements of fabricated devices are performed. The measured gate-stack type 3-D flash memory has thin tube-type polycrystalline silicon (poly-Si) body, gate dielectric stacks including SiN layer, and virtual source/drain. The cell string is similar to that of the p-BiCS structure [12] , [13] . The gate length (L g ), space between vertical WLs, and tube diameter are all less than 100 nm. In 3-D NAND arrays, there are additional cell unsel s that should be inhibited in different ways from conventional 2-D NAND arrays. Fig. 2(a) shows the inhibition cases of the cell unsel s according to bit-line (BL) and string select line (SSL) gate biases. Among them, it has been reported that BL: 0V, SSL: 0V case (cell INH2 ) has the worst program disturbance due to the leakage current flowing from boosted channel to BL [14] . 
III. RESULTS AND DISCUSSION
Firstly, V pass is optimized through V pass window measurements as can be seen Fig. 2(b) . The V pass window is extracted by using self-boosting scheme after block erase. Then, the effects of V pass1 and V pass2 with various Vs on the V pgm disturbance of the cell INH2 are measured after block erase. Note that the proposed scheme is the same as self-boosting scheme in the case of V = 0 V. Fig. 2(d) shows that the disturbance gets improved with the increased V and the disturbance is no longer improved from V = 5 V. Over V = 5 V, the disturbance starts to be degraded slightly. To clarify the disturbance improvement, the V pgm disturbance is measured repeatedly with V of 3 V. Fig. 2(e) shows that the reduction of the V pgm disturbance appears repeatedly. Furthermore, Fig. 2(c) indicates that the program speed of the cell sel in the program string is nearly unchanged regardless of V because the reduced V of the V pass1 is completely compensated by the increased V of the V pass2 . Thus, the improved disturbance characteristics should result from the enhancement of the boosted channel potential by the proposed scheme.
To investigate the change of the disturbance as a function of the V, TCAD simulations are carried out by using Synopsys Sentaurus. Figs. 3(a) and (b) show the simulated cross-sectional structures of 3-D NAND flash memory which VOLUME 6, 2018 287 are composed of nine WLs, one SSL, and one ground select line (GSL) for simplicity. Program operations are simulated under the bias and timing conditions of Figs. 1(a) and (b) after block erase. Figs. 3(a) show that the channel potential beneath the cell sel is more boosted as the V pass1 becomes deceased. This phenomenon can be explained by the fact that the turn-off condition of the cell n−1 (V pass1 -channel potential of cell n−1 < V th of cell n−1 ) is achievable when V PGM pulse is rising and the channel potential of the cell n−1 is boosted up by the V PGM as can be seen in Figs. 3(a) . Consequently, the stronger turn-off of the cell n−1 occurs and thus the channel potential of the cell sel becomes increased with the reduced V pass1 .
To investigate the influence of the cell n−1 V th on the V pgm disturbance under the proposed boosting scheme, the cell n−1 in the inhibit string is set to P3 state and then the disturbance of the cell sel is monitored throughout the ISPP ( V = 0 V is used during the V th setting of the cell n−1 to exclude the effects of the V pass disturbance by V pass2 on the V pgm disturbance of the cell sel ). Fig. 3(c) indicates that the disturbance is nearly unchanged according to the V pass1 reduction and then the disturbance starts to be degraded from V = 3 V as the cell n−1 has P3 state. The degradation of the disturbance over V = 3 V can be understood by the GIDL-induced electron-hole pair (EHP) generation between WL n−1 and WL sel as depicted in Fig. 3(b) . The energy band diagram of Fig. 3(d) presents that the EHP is easily generated by the cell n−1 with the high V th (P3 state) as compared to when the cell n−1 has the low V th (E state). The electrons of the generated EHP are accelerated by the large potential difference between the cell n−1 (P3 state) and the cell sel and can obtain enough energy to be injected into the storage node of the cell sel [7] . Thus, it can be expected that the degradation of the disturbance over V = 3 V results from the GIDL-induced HCI caused by the combination of the strongly turn-off cell n−1 and the highly boosted channel potential.
When considering the correlation between the V th and the turn-off condition of the cell n−1 , it can be simply noticed that both the sensitive disturbance degradation and the insensitive disturbance improvement to the V pass1 reduction are because the cell n−1 turns off enough and the GIDL-induced HCI occurs at a relatively high V pass1 . Hence, the V of V pass1 and V pass2 is optimized by considering the V th of the cell n−1 . Fig. 4(a) demonstrates that the optimized V is determined at the V ( V = ∼3 V) where the disturbance at the cell n−1 of E state (Channel boosting limitation) and that at the cell n−1 of P3 state (GIDL-induced HCI limitation) are simultaneously minimized.
Finally, the effects of the V pass disturbance by the V pass2 on the V pgm disturbance of the cell disturb are checked by programing the cell sel in the program string after setting the V th of the cell n−1 in the inhibit string to P3 state with V = 3 V and V = 0 V, respectively. Fig. 4(b) shows that the V th change of the cell disturb by the V pass2 cannot affect the V th after finishing the programing although the cell disturb experiencing the V pass2 with V = 3 V has the higher V th due to the V pass disturbance before the programing (the cell sel in the program string is programed to P3 state by using the proposed boosting scheme with the optimized V = 3 V). This means that the program disturbance is determined only by the boosting potential otherwise the V th of the cell disturb is too much increased by the V pass disturbance before the programing (namely, in Fig. 4(b) , V th of cell disturb at After V pass disturb < V th of cell disturb at After V pgm disturb). Thus, the optimized V = 3 V is valid despite of the high V pass2 .
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Additionally, it should be noted that the same V for V pass1 and V pass2 is used to compare the program disturbance of the proposed boosting scheme to that of the conventional self-boosting at the same program speed because asymmetric V makes the program speed slow or fast by the coupling between V PGM and V pass1 /V pass2 . However, the different Vs for V pass1 and V pass2 can be used to improve the program disturbance. For example, in the case of V= 3V, the V of V pass2 can be increased with the fixed V pass1 V of 3 V in the range that the V pass disturbance by V pass2 is smaller than the V pgm disturbance after programing and the GIDL-induced disturbance is smaller than the disturbance determined by channel boosting. Furthermore, the proposed scheme can be also applied to 2-D NAND. However, compared to 3-D NAND with thin poly channel, the boosting potential of 2-D NAND is lower because 2-D NAND has bulk silicon channel. Thus, the proposed boosting scheme is more effective in 3-D NAND as the high channel boosting potential easily turns off the cell n−1 .
IV. CONCLUSION
In this study, we propose a novel boosting scheme with the same bias and timing conditions as conventional selfboosting scheme except for the V pass voltages applied to both adjacent WLs of WL sel . From TCAD simulations and the measurements of fabricated devices, it is verified that the cell n−1 can turn off and thus local boosting occurs by applying the V pass1 with small V reduction to WL n−1 . Furthermore, the reduced program speed of the cell sel by the V pass1 can be completely compensated by applying the V pass2 with increased V to WL n+1 .
The V of V pass1 and V pass2 is optimized by considering the V th of the cell n−1 and the V pass disturbance to maximize the improvement. As a result, V = 3 V is determined as the optimized V that can minimize both the disturbance limited by the boosting potential and that by the GIDL-induced HCI. 
